The design of embedded alarm instrument in reactors based on Nios II CPU is introduced in this paper. This design uses the SOPC technology based on the Cyclone series FPGA as a digital bench, and connects the MPU and drivers and interface of times,RS232, sdram,and etc. into a FPGA chip. It is proved that the system achieves the design goals in primary experimentation.